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The Letter presents two nonlinear CMOS current-mode circuits 
that implement neuron soma equations for chaotic neural 
networks. They have been fabricated in a double-metal, single- 
p ly  1 . 6 ~  CMOS technology. The neuron soma circuits use a 
novel, highly accurate CMOS circuit strategy to realise piecewise- 
linear characteristics in the current-mode domain. Their 
prototypes obtain reduced area and low voltage power supply 
(down to 3V) with a clock frequency of SOOkHz. 
Introduction: Most artificial neural networks use a simple neuron 
model where the processing realised by the soma involves a static 
nonlinear transformation, with either sigmoid or threshold charac- 
teristics. However, recent studies on real nerve membranes in neu- 
rophysiological experiments have shown that the dynamic 
behaviour of biological neurons is much more complex (including 
chaotic response) than that exhibited by simple models [I, 21. Con- 
sequently new schemes of artficial neural networks have emerged 
to more realistically emulate the chaotic responses experimentally 
observed in biological systems. In particular, some remarkable 
chaotic neuron models have been reported by Nagumo and Sat0 
[3], and Aihara et al. [4]. 
Many studies on chaotic neural networks in general, and using 
the previous models in particular, reveal that such networks serve 
not only as an experimental vehicle in the study of sensory nerve 
systems, but also lead to important engineering applications. In 
difficult optimisation problems [5], for dynamical associative pat- 
tern classification [6], and for signal detection and classification in 
noisy environments [7], and it is predictable that new applications 
will arise in the near future. Consequently, there is strong motiva- 
tion to develop VLSI electronic implementations for these net- 
works. 
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I this sense, chaotic neural networks have been proposed to solve 
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Fig. 1 Analogue computer concept for chaotic neuron circuit 
Nonlinear block is given by g(x) = kx - aflx), according to eqn. 1 
Neuron models: Fig. 1 is a block diagram for a generic artificial 
neuron, where we can distinguish a dendritidsynaptic structure 
and a soma. The dendritic structure collects input signals (repre- 
sented by vector I) and signals coming from other neurons (repre- 
sented by vector y), so that the whole strength of the input is given 
by 
where the first term corresponds to the M neurons driving the ith 
neuron, the second, to the excitation from the N external inputs, 
4; 8, is the threshold, and n the discrete time variable. 
Current-mode design techniques for the dendritic structure have 
been reported elsewhere [8]. Here we focus on the soma. In a con- 
ventional artificial neuron, processing performed at the soma is a 
simple nonlinear transformation. In the Nagumc-Sat0 model, that 
processing also involves dynamic operators, 
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where a and k are the scaling and damping factors of refractori- 
ness (residual effect of a neuron once fred), respectively, and U ( . )  
is a unit-step function. Numerical studies realised with this model 
show that chaotic responses occur only for a set of parameters 
with zero measure. 
To extend the range of parameters for which chaotic behaviour 
can be observed, the chaotic neural network reported in [4] consti- 
tutes a modification of the NagumoSato model [5], where instead 
of following an all-or-none law for the action potential (modelled 
by U(.)) ,  the neuron shows a continuous stimulus-response curve 
(represented by A.)). The model in [4] is defined by the following 
finite-difference equations: 
n = 0,1, .  ~ ( n  + 1) = k ~ , ( n )  - a f ( ~ & ( n ) )  + A ( n )  
Yt(n + 1) = f(s,(n + 1)) .. 
(3) 
where A.) constitutes the neuron output function and can be rep- 
resented by the piecewise-linear model, 
(4) 
where E is a positive number defining the steepness of the function. 
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Fig. 2 Current-mode track-and-hold circuit 
Current-mode implementations: Current-mode techniques have 
been employed in order to implement eqns. 2 and 3, following the 
conceptual diagram enclosed in the broken-line box shown in Fig. 
1. Summation is easily realised exploiting KCL. Thc delay opera- 
tion can be realised as a cascade of two track-and-hold switched- 
current stages [8] (see Fig. 2). Nonlineanties have been achieved 
using a novel, highly accurate CMOS circuit strategy to realise 
piecewise-linear (PWL) characteristics in the current-mode 
domain, which provides very high resolution and virtually zero 
current offset, not influenced by transistor mismatches (indeed, 
minimum s i x  transistors were used in both prototypes) [9]. Fig. 3 
shows the corresponding schematic diagrams for both PWL func- 
tions. Current amplifiers can be implemented by properly ratioed 
bilateral current mirrors. 
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Fig. 3 Piecewise-linear mapping circuits for neurons 
a Ngumdaito model 
b Aihara model 
Both neurons have been fabricated in a double-metal, single- 
poly 1 . 6 ~  CMOS technology. Fig. 4 shows the corresponding 
microphotographs. Some extra miscellaneous circuitry has been 
added to both circuits to enable testing of the output current and 
the possibility to either open or close the feedback loop. AU cur- 
rent amplifiers were binary-weighted for reasons of programmabil- 
ity. Bias current 1, for the delay stages was set to S o d .  The total 
area occupation is 0.096mm2 for the N a g u m d a t o  neuron, and 
0.225mm2 for the Aihara neuron. 
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Fig. 4 Microphotographs of prototypes 
Fig. 5 shows the characteristics measured in an open loop for 
both circuits, using the HP4145 semiconductor analyser, with a 
rail-to-rail power supply of only 3V. For the NagumeSato neu- 
ron (Fig. Sa), a = 2Op.4, k = 1 and the input ranges from -20p.4 
to 20p.4. For the Aihara neuron (Fig. Sb), E = 2p.4, y = 10, k = 1 
and the input sweeps from -1Op.4 to 1Op.4, where y = &A(, 
according to eqns. 1 and 3. In both prototypes, deviation from lin- 
earity is less than O.2%, and the measured current offset amounts 
to few picoamps. 
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Fig. 5 Measured open-loop characteristics 
Fig. 6 shows the experimental bifurcation trees for both neu- 
rons, when the damping factor k = 0.5 and the neuron excitation 
A ,  taken as the bifurcation parameter, varies from -2Op.4 to 
20p.4. All other parameters were fixed to the values previously 
cited. The clock frequency was set to 500kHz. 
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Fig. 6 Bifurcation diagrams 
The full accordance observed between theory and measurements 
supports the development of future analogue VLSI chaotic neural 
networks to emulate biological systems and advanced computa- 
tion. 
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155Mbit/s optical wireless link using a 
bootstrapped silicon APD receiver 
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communication, Local area networks 
A ISSMbith optical wireless Link has been implemented using a 
large-area silicon APD, bootstrapped, transimpedance receiver 
and a hologram-based laser transmitter. The receiver gives high 
sensitivity and high transimpedance while providing a large 
photodiode collectian area. 
Introduction: With the rise in popularity of mobile computers such 
as laptops and personal digital assistants, there is a growing 
demand for wireless access to fixed broadband networks. Optical 
wireless transmission has the potential to meet the dual require- 
ment for broadband services and wireless access. One system 
option uses a ceiling-mounted access point to define optical cells 
of operation within a given area [l]. The link detailed in this paper 
could form a 15SMbith broadband downlink for a optical cell and 
is depicted in Fig. 1. 
laser diode 
m 
Fig. 1 Schematic diagram of optical cell based link 
Bootstrapped Si APD receiver: The overall receiver circuit has a 
transimpedance topology (Fig. 2) to provide the large dynamic 
range required to accommodate the changing power levels in an 
optical wireless system. A large-area, commercially available Si 
APP (diameter = 5mm) was used as a photodetector and had an 
associated capacitance of close to 100pF. The hootstrapped input 
stage minimises the effective photodiode capacitance which is seen 
by the signal. This allows the feedback resistor value to be maxim- 
ised for a given bandwidth requirement. The thermal noise power 
associated with this component is then reduced to an insignificant 
amount compared with other circuit noise sources [2]. 
The optimum AF’D gain is achieved when the ampliied shot 
noise, which is generated by the ambient light generated current, 
device dark current and mean signal current, is equal to the total 
thermal noise. With bootstrapping, the thermal noise is signifi 
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